

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power,CPU-GND	5,6
SO_DDRIII DIMMA1&SO_DDRIII DIMMB1	7,8
PPT-PCI /E/DMI /CLK/USB20/USB30	9
PPT-SATA/HOST/GPIO/VGA/CCMOS	10
PPT-SMB/LPC/AUDIO/RTC/SPI	11
PPT-POWER,GND/NVRAM /CP STRAPS	12,13,14
PCIE Slot	15,16
PCIE To PCI Bri	17
PCI Slot	18
SIO-Fintek F71869AD	19
AUDIO 892/887	20
LAN - RTL8111E/8105	21
DVI /HDMI /VGA/SATA Connector	22,23,24,25
USB2.0/3.0 Connector	26,27
FAN	28
VRM12 - UT501	29
UP6282 3-Phase+MOS CPU	30
UP6282 1-Phase+MOS GPU	31
UP1504 - VTT POWER	32
OP+MOS - SA POWER	33
UP1504 - DDR POWER	34
UP1504 - PCH POWER	35
ATX F_Panel/EMI /TPM	36
ACPI Controller UPI	37
XDP / Manual Parts	38
EMI CAP	39

MS-7758

ATX

Ver: 2.1(304.8x243.84)

H/W:Jia Wu

PM:Guangmei Zhao

Intel -MahoBay plamform B75

CPU:

System Chipset:

IVY bridge LGA1155

Panther Point B75

Onboard Chip:

HD Audio Codec:ALC892 colay 887

LAN-RTL8111E colay8105E

SIO:Fintek F71868AD

Flash ROM: SPI 128 MB

Main Memory:

DDRIII (1066/1333/1600MHz) * 4 (Dual Channel)

ACPI:

PWM:

UPI

VRD12 -UT501 3+1 Phase

Expansion Slots:

Other:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 2

PCI Express (X4) Slot * 1

PCI Slot * 3


SATA3.0 x1+SATA2.0 x5 (PCH)

USB2.0 *8

REAL USB3.0 *2


FRONT USB3.0 *2


MS-7758 Block Diagram




Slot Sequence:



- PCIE X1
- PCIE X16
- PCIE X1
- PCI SLOT
- PCIE X16(X4)
- PCI SLOT
- PCI SLOT







DDRIII DIMM_A1




MICRO-STAR INT'L CO.,LTD


MS-7758


Size Custom	Document Description DDR3 Chanel-A DIMM1/2	Rev 2.1
Date: Tuesday, May 22, 2012		Sheet 7 of 43


DDRIII DIMM_B0


DDRIII DIMM_B1


















PCH Straps



9 PCH_PGNT#3


The signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. If the signal is sampled low, this indicates that the system is strapped to the ~~top~~block swap mode (PCH inverts A16 for all cycles targeting BIOS space). The status of this strap is readable using the Top Swap bit (Chipset Config Registers: Offset 3414h:Bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.



Since Pin has strap functionality that requires internal pull-down to be sampled at rising PWROK, following guidelines are required to be followed:
a) When Used as SATA2GP/SATA3GP for Mechanical Presence detect - Use a weak external pull-up (150K-200K ohms) to Vcc3_3 OR use 10K external pull-up that is enabled only after PLTRST# de-assertion.
b) When Used as GP Input (Pin HW default) - Ensure GPI is not driven high during strap sampling window
When Unused as GPIO or SATA[x]GP - Use 8.2K-10K pull-down to ground.







Since Pin has strap functionality that requires internal pull-down to be sampled at rising PWROK, following guidelines are required to be followed:
a) When Used as SATA2GP/SATA3GP for Mechanical Presence detect - Use a weak external pull-up (150K-200K ohms) to Vcc3_3 OR use 10K external pull-up that is enabled only after PLTRST# de-assertion.
b) When Used as GP Input (Pin HW default) - Ensure GPI is not driven high during strap sampling window
When Unused as GPIO or SATA[x]GP - Use 8.2K-10K pull-down to ground.



7,11,15,28,36,38 SMBCLK
7,11,15,28,36,38 SMBDATA

PCI Express X4 Slot








USB MODE **USB_MODE**
H_PECI **H_PECI**
 Hi by BIOS programming,
 default h/w PD for avoid UP7536 Enable pin floating

LPC I/O STRAPPING RESISTOR & Others Pull Hi Resistor


STRAP	Don't STUFF	STUFF
SOUTA#	4E	2E
DTRA#	FAN START DUTY 40%	FAN START DUTY 100%
STRAP TIMING	AMD Timing	Intel Courgar point Timing
PANCTL 1/2/3	DAC Mode	PWM Mode
STRAP DPOR(T)SOUT2#	Enable 80 Port	Disable 80 Port
RTSA#		




GPIO34 / GPIO33 / GPIO32			
0	0	0	
0	0	1	
0	1	0	




OPT BOM




HW Monitor - Voltage



SERIAL PORT 1








PS2 KEYBOARD & MOUSE CONNECTOR



MICRO-STAR INT'L CO.,LTD
MS-7758
 Size Custom Document Description
SIO-Fintek F71869AD
 Date: Friday, May 25, 2012 Sheet 18 of 43


ALC892





MS-7758

Size Custom	Document Description Audio Codec ALC892/887	Rev 2.1
Date: Tuesday, May 22, 2012		Sheet 19 of 43








RTL8105E 10/100M LAN



Pin49: 9 via from top layer to GND layer and make the via at the center of IC.



only support LED0+LED1/LED1+LED3 dual color LED combinations when using EEPROM


Giga-Lan	10/100-Lan
<p>N58-22F0731</p> <p>Link Yellow Active Blinking 1000 Orange 100 Green 10 None</p>	<p>N58-22F0771</p> <p>Link Yellow Active Blinking 100 Green 10 None</p>
<p>19 ————— </p> <p>20 ———  ——— Yellow</p>	<p>19 ————— </p> <p>20 ————— Yellow</p>
<p>Orange</p> <p>21 —————  </p> <p>22 ———  ——— Green</p>	<p>21 ————— </p> <p>22 ————— Green</p>

8111E POWER Consumption

	3.3V	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13

8105E POWER Consumption

	3.3V	mW
10 M Idle/TxRx	14/75	46/248
100 M Idle/TxRx	43/66	142/218
S0 ALDPS	3.2	11



MICRO-STAR INT'L CO.,LTD



MS-7758

Size	Document Description
Custom	LAN-RTL8111E/8105E







Rev
2.1

Date: Tuesday, May 22, 2012	Sheet 20 of 43
-----------------------------	----------------

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)











For EMI



HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)

10 HDMI_DDP_C_CLK_P	HDMI_DDP_C_CLK_P	C140	0.1u10X	HDMI_C_CLK_P	R545	680R	HDMI_DATA_CLK_DP
10 HDMI_DDP_C_CLK_N	HDMI_DDP_C_CLK_N	C142	0.1u10X	HDMI_C_CLK_N	R555	680R	HDMI_DATA_CLK_DN
10 HDMI_DDP_TX2_P	HDMI_DDP_TX2_P	C134	0.1u10X	HDMI_C_DATA2_P	R527	680R	HDMI_DATA2_DP
10 HDMI_DDP_TX2_N	HDMI_DDP_TX2_N	C132	0.1u10X	HDMI_C_DATA2_N	R545	680R	HDMI_DATA2_DN
10 HDMI_DDP_TX1_P	HDMI_DDP_TX1_P	C136	0.1u10X	HDMI_C_DATA1_P	R550	680R	HDMI_DATA1_DP
10 HDMI_DDP_TX1_N	HDMI_DDP_TX1_N	C138	0.1u10X	HDMI_C_DATA1_N	R553	680R	HDMI_DATA1_DN
10 HDMI_DDP_TX0_P	HDMI_DDP_TX0_P	C124	0.1u10X	HDMI_C_DATA0_P	R553	680R	HDMI_DATA0_DP
10 HDMI_DDP_TX0_N	HDMI_DDP_TX0_N	C121	0.1u10X	HDMI_C_DATA0_N	R548	680R	HDMI_DATA0_DN



For EMI

HDMI_C_CLK_N	R235	X_180R/1%
HDMI_C_CLK_P	R235	X_180R/1%
HDMI_C_DATA0_N	R225	X_180R/1%
HDMI_C_DATA0_P	R225	X_180R/1%
HDMI_C_DATA1_N	R233	X_180R/1%
HDMI_C_DATA1_P	R233	X_180R/1%
HDMI_C_DATA2_N	R231	X_180R/1%
HDMI_C_DATA2_P	R231	X_180R/1%

EMI

HDMI_DDC_CLK_R	C572	X 0.1u16X
HDMI_DDC_DATA_R	C571	X 0.1u16X
HDMI_HOT_DET	C570	X 0.1u16X



MICRO-STAR INT'L CO.,LTD






MS-7758

Size	Document Description	Rev
Custom	HDMI Connector	2.1
Date: Tuesday, May 22, 2012	Sheet 22 of 43	

D-Sub

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)


Level shift



change SATA6G PORT0,1 to SATA PORT 0


SATA 6G PORT 0

3.0 white





add SATA 3G PORT 1
Champion



SATA 3G PORT 1



SATA 3G PORT 2,3



SATA 3G PORT 4,5



MICRO-STAR INT'L CO.,LTD


MS-7758

Size	Document Description	Rev
Custom	SATA Connector	2.1
Date: Tuesday, May 22, 2012		Sheet 24 of 43

FRONT USB30 PORT 0,1





Same as SLP_S3#

900 mA
min 40mil.



Same as SLP_S3#


900 mA
min 40mil.



REAR USB30 PORT 2,3


Same as SLP_S3#

900 mA
min 40mil.









Same as SLP_S3#

900 mA
min 40mil.



USB_MODE
Hi by BIOS programming,
default h/w PD for avoid UP7536 Enable pin floating

USB_MODE States				
MODE	G3	S4/S5	S0	S3
EUP Disable	0	0	1	1
EUP Enable	0	0	1	1



MICRO-STAR INT'L CO.,LTD

MS-7758

Size	Document Description	Rev
Custom	USB3.0 Connector	2.1
Date: Thursday, May 24, 2012	Sheet 25 of 43	



USB2.0/PS2 POWER Control			
MODE	S5	S0	S3
S3P5_Gate#	1	1	1
S0P5_Gate#	1	1	0

When PS2 in S5 not support wake , S3P5_Gate# in S5 must setting to High




USB2.0/PS2 POWER Control			
MODE	S5	S0	S3
S3P5_Gate#	0	1	1
S0P5_Gate#	1	1	0

*In S5# (S3P5_Gate # pin status is Tri-state, and can be programmed Low level.




*S3P5_Gate# and S0P5_Gate# can't setting to low together, avoid leakage voltage issue






REAR USB PORT 8,9 (With LAN)






REAR USB PORT 8,9 (With PS2)



FRONT USB PORT 0,1




FRONT USB PORT 8,9




Remove USB2.0 PORT 10,11
USB6&USB7
Champion





FAN-COUNTROL CIRCUIT



SYSTEM FAN3



SYSTEM FAN4





MICRO-STAR INT'L CO.,LTD



MS-7758

Size	Document Description	Rev
Custom	FAN Control	2.1
Date: Friday, May 25, 2012	Sheet 27 of 43	

VRMPWRGD LEVEL SHIFT





3000mil < L < 6000mil
4mil / 20mil
55 ohm Impedence
must be Referenced GND




UPI VOLTAGE CONSOLE

0x20: RH=10K, RL=OPEN


ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



MICRO-STAR INT'L CO.,LTD		
MS-7758		
Size	Document Description	Rev
Custom	VRD12 - PWM-UT501	2.1
Date:	Friday, May 25, 2012	Sheet 28 of 43



35A FOR CPU




CPU_VTT:1.05/1.00 MAX 17.3A

CPU VTT 8.5A SA Core =8.8A



8.5A FOR CPU

$$I_{ripple} = 1.92(vtt) + 1.88(sa)$$
$$5 * 1 = 5A > 3.8A$$



VTT_SELECT	
Low	1.0V
High	1.05V

VTT_SELECT Table	
Low	1.05V
High	1.0V






MICRO-STAR INT'L CO.,LTD

MS-7758

Size	Document Description	Rev
Custom	VTT POWER- uP1513- 1Phase MOS	2.1
Date: Tuesday, May 22, 2012		Sheet 31 of 43


CPU_SA:0.925/0.85

SA Core =8.8A



VCCSA_VID	
Low	0.925V
High	0.85V

VCCSA_VID_SIO Table	
Low	0.925V
High	0.85V



DDR Power:1.5V


DDR3_1.5V 4.75A+11A+1A=16.75A

4.75A FOR CPU

11A FOR 4DIMM

1A FOR DDR VTT

DDR OV




*Default 1.5V


DDR_OV	1.35V	1.5V	1.65V	1.8V
DDR_OV1	Low	High	Low	High
DDR_OV2	Low	Low	High	High

DDR_OV1 = GPIO01(S/IO)


DDR_OV2 = GPIO02(S/IO)




Tripple=8A
4.7*2*1=9.4A>8A



DDR3_1.5V




$$((R221/R226)+1)*0.6=1.5V$$



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .

$$0.2075A*4=0.8A$$




MICRO-STAR INT'L CO.,LTD

MS-7758

Size	Document Description	Rev
Custom	DDR Power - UP1513 1-Phase MOS	2.1
Date: Thursday, May 24, 2012	Sheet 33 of 43	

P.S. Only for meet Intel power down sequence.


PCH Power:1.05V
PCH Core 6.2A+1.8A+0.105A+0.5A+0.08A=8.735A
6.2A FOR PCH
1.8A FOR ME CORE
0.105A FOR VCCSSC
0.5A FOR VCCPLL
0.08A FOR VCCDMI



SLP_A


ME Power Control

+1.05V_ME(VCCIO_ME)



PCH_MEPWROK

+3.3V_ME




MICRO-STAR INT'L CO.,LTD


MS-7758

Size	Document Description	Rev
Custom	ME Power - UP1712	2.1
Date: Tuesday, May 22, 2012	Sheet 35 of 43	


ATX POWER CONNECTOR




FRONT PANNEL





LED (for Fintek 71869)




5VSB Power Switch




PARALLAL PORT





TPM




5VDIMM FOR DDR




VCC1_8REF



3VSB




USB MODE



3VA





20mA



MICRO-STAR INT'L CO.,LTD

MS-7758


Size	Document Description	Rev
Custom	ACPI controller UPI	2.1
Date: Tuesday, May 22, 2012	Sheet 37 of 43	



LA1

AMI_BIO
LABEL

BIOS_LABEL



The figure contains two circuit diagrams. The left diagram shows a battery symbol connected to a blue square component labeled 'SIM2'. Below it, a red line labeled 'SIM1' is connected to a blue square component labeled 'X_PIN1*2'. The right diagram shows a red circle labeled 'VCC5' connected to a blue square component labeled 'SIM1'. Below it, a red line labeled 'SIM2' is connected to a blue square component labeled 'X_PIN1*2'.


V5A	V5A	VCCP	VCCP
5V_RUSB	5V_RUSB	+CPU_GFX	+CPU_GFX
5V_FUSB	5V_FUSB	CPU_VTT	CPU_VTT
SVCC0	SVCC0	CPU_SA	CPU_SA
SVCC1	SVCC1	VCC_DDR	VCC_DDR
SVCC2	SVCC2	VTT_DDR	VTT_DDR
SVCC3	SVCC3	PCH_1P05	PCH_1P05
LDOVDD	LDOVDD	VCC1_8	VCC1_8
+1P05V_ME	+1P05V_ME	5VDIMM	5VDIMM
		+12V	+12V
		VCC5	VCC5
		VCC3	VCC3
		ATX_5VSB	ATX_5VSB
		5VSB	5VSB
		3VSB	3VSB
		VBAT	VBAT
		3VA	3VA



MS-7758

Size Custom	Document Description XDP / Manual Parts	Rev 2.1
Date: Friday, May 25, 2012	Sheet 38 of 43	

EMI:cap. for signal return path



EMI

